# Digital Fractional-N Synthesizer Example Achieving Wide Bandwidth and Low Noise

# **Chun-Ming Hsu**

### July 21, 2008

Copyright © 2008 by Chun-Ming Hsu The GRO model and VCO flicker noise model are created by Matt Straayer. All rights reserved.

# **Table of Contents**

Setup	
Introduction	
Design Goals for an Example Digital Synthesizer	
Performing Basic Noise Analysis Using the PLL Design Assistant	7
Performing Detailed Noise Analysis Using Matlab	
Performing Basic Operations within Sue2 and CppSimView	
A. Opening Sue2 Schematics	
B. Running the CppSim Simulation	
Plotting Time Domain Results	
A. VCO Control Voltage	
B. Noise Cancellation Signals	
C. GRO signals	
Plotting Frequency Domain Results	
Exploring Mismatch within the DAC	
Conclusion	

# <u>Setup</u>

If you have not installed CppSim Version 3 yet, download and install the CppSim package (i.e., download and run the self-extracting file named **setup\_cppsim3.exe**) located at:

http://www.cppsim.com/

Upon completion of the installation, you will see icons on the Windows desktop corresponding to the PLL Design Assistant, CppSimView, and Sue2. Please read the "**CppSim** (Version 3) **Primer**" document, which is at the same web address, to become acquainted with CppSim and its various components.

Now, create a folder called **Import\_Export** under C:\CppSim. Download wb\_digital\_synthesizer.tar.gz to C:\CppSim\Import\_Export.

Launch Sue2 by clicking Sue2 icon on your desktop. Click tools and then Library Manager.

🖉 SUE2: no_name (	(schematic) this is a scratch	cell: rename to desir	red cell name using 'save as' c.	🗖 🗖 📉
<u>F</u> ile <u>W</u> indow <u>E</u> dit	Tools Welcome to Sue2 (version 1.0)	- see the COPYING file for	r details on copyright/licensing issue	s
	Library Manager CppSim Simulation Create spice netlist N			~
<				<b>*</b>

🦸 CppSi	n Library	Manager						X
Close	Import L	ibrary Tool	Export Library To	ol				
'sue.lib' Op	perations:	Add Library	Remove Library	schematic	win.	icon1 win.	icon2 win.	
Library Op	perations:	Create	Rename	Depender	ncies	Delete		
Module Op	perations:	Move	Dependencies	Delete	e			
Library:	Synthesiz CppSimMidevices CDR_Exa DFE Digital_Sy DLL_Exar	er Examples odules mples inth_Examples nples TE: YOU WILL NI FINISHED WITH	EED TO RESTART LIBRARY MANAGE	Module: SUE2 ONCE R OPERATIO	veras sd_sy sd_sy sd_sy sd_sy sd_sy sd_sy sd_sy sd_sy sd_sy	ill_sd_synth_two_p /nth /nth_fast /nth_tristate /nth_tristate_fast /nth_tristate_int_so /nth_two_point_mc ARE	ooint_mod d_fast od	
	<							>

You should see the **CppSim Library Manager** as above. Click on **Import Library Tool**. You should see:



Enter the **Destination Library**, **Source Directory**, and **Source File/Library** as below:

🦸 Impo	rt CppSim Library	×
Close	Preview Import	
Destinati	ion Library: wb_digital_synthesizer	
Source D	Directory: Browse C:/CppSim/Import_Export	
Source F	File/Library: wb_digital_synthesizer.tar.gz	
		~
		>
Result:		~
	NOTE: YOU WILL NEED TO RESTART SUE2 ONCE YOU ARE FINISHED WITH IMPORT TOOL OPERATIONS	
		~
		>

Press **Import**. After the library is imported, the window looks like:

🦸 Import CppSim Librar	y 🗖 🗖 📈
Close Preview	Import
Destination Library: wb_dig	ital_synthesizer
Source Directory: Brow	se C:/CppSim/Import_Export
Source File/Library: wb_dig	ital_synthesizer.tar.gz
<	×
Result: 'dsynth_filter' 'dsynth_int_orde 'dsynth_killisbs' 'dsynth_limiter' 'dsynth_multiplie 'dsynth_reg_dou 'dsynth_reg_dou 'dsynth_runcate 'dsynth_truncate 'dsynth_vco_witi 'tdc_mphase_gr	r3_mash' r_int' ible' '
******* Successf	Jlly imported 22 modules: *******
<	2

You need to restart Sue2 before the new library can be seen.

Finally, you are encouraged to read the manual "**PLL Design Using the PLL Design Assistant Program**", which is also located at <u>http://www.cppsim.com/</u>, to obtain more information about the PLL Design Assistant.

## **Introduction**

Recent dramatically increasing application of the fractional-N frequency synthesizer to wireless communication has made the fractional-N frequency synthesizer a hot research area. On the one hand, the need of a wider-bandwidth fractional-N synthesizer has inspired researchers to develop phase noise cancellation techniques to avoid the tradeoff between the noise performance and synthesizer bandwidth. On the other hand, the continuing development of deep submicron CMOS process has initiated people's interest in all-digital phase locked loop (PLL), which not only leverages the high-speed digital capability available in a deep submicron process to build a compact, configurable loop filter but also avoids the problems conventional charge-pump PLL may encounter, like high variation and leakage current.

A digital fractional-N frequency synthesizer is proposed which leverages a noise-shaping time-todigital converter (TDC) and a simple quantization noise cancellation technique to achieve low phase noise with a wide PLL bandwidth of 500 kHz. [1]. Fig. 1 shows a block diagram of the proposed synthesizer. High-resolution digital phase detection is performed with a gated ring oscillator (GRO) time-to-digital converter presented in [2]. Another interesting component of the architecture is an asynchronous frequency divider which avoids the divide-value dependent delay at its output. In addition, in contrast to previous digital PLL implementations, the digitallycontrolled oscillator (DCO) is implemented as a conventional LC voltage-controlled oscillator (VCO) with coarse and fine varactors which are controlled by two passive 10-bit, 50 MHz digitalto-analog converter (DAC) structures.

This tutorial will focus on simulation and experimentation with relevant design variables of this architecture. We recommend first reading [1,2] to understand the synthesizer architecture and basic idea of the GRO TDC. In addition, we also recommend the other two related tutorials to fractional-N synthesis, "Fractional-N Frequency Synthesizer Design Using The PLL Design Assistant and CppSim Programs" and "Design of a Wideband Fractional-N Frequency Synthesizer Using CppSim". Both of them are available at

### http://www.cppsim.com

After finishing this tutorial, you are also encouraged to read [3,4] to further understand the proposed technique.

[1] C.-M. Hsu, M. Straayer, and M. Perrott, "A Low-Noise Wide-BW 3.6GHz Digital Fractional-N Frequency Synthesizer with a Noise-Shaping Time-to-Digital Converter and Quantization Noise Cancellation", *ISSCC Dig. Tech. Papers*, Feb. 2008.

[2] M. Straayer and M. Perrott, "An efficient high-resolution 11-bit noise-shaping multipath gated ring oscillator TDC," *VLSI Symp. Dig. Tech. Papers*, pp 82-83, June 2008.

[3] C.-M. Hsu, M. Straayer, and M. Perrott, "A Low-Noise Wide-BW 3.6GHz Digital Fractional-N Frequency Synthesizer with a Noise-Shaping Time-to-Digital Converter and Quantization Noise Cancellation", *IEEE Journal of Solid-State Circuits*, to be published in Dec. 2008.

[4] C.-M. Hsu, "Techniques for high-performance digital frequency synthesis and phase control," Ph.D. dissertation, Mass. Inst. Technol., Cambridge, MA 2008.



Figure 1: Proposed  $\Delta\Sigma$  Fractional-N Synthesizer [1].

### **Design Goals for an Example Digital Synthesizer**

As a target application for the digital synthesizer, we set the following specifications:

- PLL specifications
  - o 500kHz closed loop synthesizer bandwidth
  - o Order: 2 (We want a simple implementation)
  - Filter Shape: Butterworth
  - Parasitic Pole at 3MHz (helps to attenuate high frequency noise. This is a standard noise reduction "trick" used in synthesizer design)
  - Type: 2 with fz/fo = 1/8
  - 3.6GHz output frequency

- o 50MHz reference frequency
- Noise Specifications
  - No worse than -100dBc/Hz in-band noise. (In-band noise is noise within the loop bandwidth)
  - o -150dBc/Hz VCO phase noise at 20MHz offset from the carrier
  - Minimal residual spurs present in the output.

These design goals would allow the synthesizer to be used as a direct modulated GSM transmitter if the VCO output is divided by four.

Below is the GSM 900MHz phase noise mask specifications, as well as the equivalent noise performance required by a 3.6GHz signal that is divided down to generate the 900MHz signal, assuming a noiseless division is performed.

	100	200	250	400	600	1.8	3.0	6.0	10	20
	kHz	kHz	kHz	kHz	kHz	MHz	MHz	MHz	MHz	MHz
900	-52.3	-82.8	-85.8	-112.8	-112.8	-121	-123	-129	-150	-162
MHz	dBc/Hz									
3.6	-40.3	-70.8	-73.8	-100.8	-100.8	-109	-111	-117	-138	-150
GHz	dBc/Hz									

### Performing Basic Noise Analysis Using the PLL Design Assistant

### A. VCO Noise Requirement

We first review the basic functions of PLL Design Assistant quickly by checking the VCO noise requirement. Open the PLL Design Assistant and put in the parameter values, as shown below. By clicking on the **Apply** button, you should get the same resulting phase noise plot. Note that the resulting rms jitter of 142fs is also shown.





To compare the noise with the specification, we have created a text file as follows:

📕 gsn	n_mask - N			
<u>F</u> ile <u>E</u> o	dit F <u>o</u> rmat	⊻iew	<u>H</u> elp	
100e3 200e3 250e3 400e3 600e3 1.8e6 3.0e6 6.0e6 10e6 20e6	-40.3 -70.8 -73.8 -100.8 -100.8 -109 -112 -117 -138 -150			
<				≥;

You should be able to find this text file, gsm\_mask.txt, in C:\CppSim\SimRuns\wb\_digital\_ synthesizer\dsynth\_top1. Load the text file to PLL Design Assistant by clicking Templates and Load Mask Data. Click Apply again, you should obtain the same result as:



**B. TDC Noise Impact on Digital Synthesizer Performance** 

We now explore the TDC resolution requirement to meet our noise specification. The in-band phase noise floor due to the finite resolution of a non-noise-shaping TDC can be calculated with the following equation:

$$10\log(1/T \cdot (2\pi \cdot N)^2 \cdot (1/12 \cdot T_d^2))$$

, where N, T, T<sub>d</sub> are divider ratio, reference period, and TDC resolution, respectively. Set detector noise to -95 dBc/Hz, which corresponds to a TDC resolution of 20ps and then click **Apply** again. You will see the resulting noise is too high to meet the specification. You can now try to meet the specification by decreasing the detector noise value until -105dBc/Hz (shown below), which needs a TDC resolution of 6ps. Note that this fine resolution is still not easy to implement with today's process.



In contract, GRO-TDC achieves lower PLL noise by first-order shaping the quantization noise to higher frequencies. The shaped noise is then attenuated by the PLL loop response. Due to the limitation of PLL Design Assistant, we are not able to add the shaped quantization noise to this model. To understand the GRO performance better, a MATLAB script (explained later) was created to calculate the resulting noise including the GRO quantization noise, and the result is shown below. Note that the GRO noise is lower than the VCO noise at high frequencies.



The MATLAB code also includes 1/f and thermal noise those limit low-frequency performance. We can include this noise in PLL Design Assistant by changing the detector noise to [-120 150e3 - 10]. (The noise floor is -120dBc/Hz. The slope and flicker noise corner are -10dB/dec and 150kHz, respectively.). The resulting plot is shown below.



Notice that the result got from PLL Design Assistant is very close to the one from MATLAB. It is because the shaped and attenuated GRO quantization noise is so low that we don't lose much accuracy even without including it in our model. In addition, from this result, it is realized that GRO-TDC achieves much better performance than conventional non-noise-shaping TDC given the same resolution of 6ps. We now obtain about 10dB margin at 400-kHz by utilizing a GRO-TDC. The rms jitter is also reduced from 341fs to165fs.

#### C. Divider Quantization Noise Impact on Digital Synthesizer Performance

The other important noise source is the divider quantization noise. In the PLL Design Assistant window, enter a  $3^{rd}$  order noise transfer function into the S-D noise box by first clicking the "**On**" button and entering [1 -3 3 -1] into the parameter box, as depicted below. Press **Apply**.

Dynamic Parameters	paris. pole 3e6	Hz	On	Noise Parameters	
fo 500e3 Hz order C1 © 2 C 3 shape © Butter © Bessel © Cheby1 © Cheby2 © Elliptical ripple dB type C1 © 2 fz/fo 1/8	paris. Q paris. pole paris. Q paris. pole paris. pole paris. zero paris. zero	Hz Hz Hz Hz	On On On On On On	ref. freq         50e6         Hz           out freq.         3.6e9         Hz           Detector         [-120 150e3 -10]         dBc/Hz         On           VCO         [-150 200e3 -30]         dBc/Hz         On           freq. offset         20e6         Hz           S-D         C 1         C 2         On         [1 -3 3 -1]         On	
Resulting Open Loop Par	ameters			Resulting Plots and Jitter	
K:     8.698e+011     alt       fp:     9.226e+005     Hz     alt       fz:     6.250e+004     Hz     alt	er: 0n	Appl	y	C Pole/Zero Diagram C Transfer Function C Step Response © Noise Plot 1e3 80e6 -180 -40	



Note that the quantization noise associated with the  $3^{rd}$  order  $\Delta\Sigma$  modulation ruins noise performance! The standard way to combat this noise would be to reduce the synthesizer bandwidth. You can experiment with this using the PLL Design Assistant. We will not do so here because reducing the bandwidth violates our stated goal of achieving a 500kHz bandwidth.

We can improve the noise performance by applying phase noise cancellation technique. The question is how much residual noise we can tolerate without violating our specification. To

investigate it, we change the noise transfer function from [1 -3 3 -1] to 0.1\*[1 -3 3 -1], meaning 10% of this noise is left after noise cancellation.



Note that the quantization noise associated with the  $3^{rd}$  order  $\Delta\Sigma$  synthesizer is now below the VCO noise, and the increase in rms jitter is less than 1fs. You can also try a  $2^{nd}$  order  $\Delta\Sigma$  modulator. It will be realized that by using a  $2^{nd}$  order modulator, a more accurate noise cancellation (~95%) is necessary to obtain compatible performance.

Now, let's zoom in the phase noise around 20MHz by left clicking the phase noise plot. As shown below, the total noise is slightly higher than -150dBc/Hz. The lesson we learn here is we should have reserved some margin for the VCO noise specification. Decreasing the VCO noise from - 150dBc/Hz to -151dBc/Hz will solve this problem. However, please notice that a three to five dB margin is necessary in practice.



#### **D.** Other Noises

There are another three noises not added to the model yet. They are:

- Coarse-Tune DAC thermal noise
- Fine-Tune DAC thermal noise
- Fine-Tune DAC  $1^{st}$  order  $\Delta\Sigma$  quantization noise

Again, because the limitation of PLL Design Assistant, these three noises are not able to be included into our model yet.

#### E. Resulting open loop parameters

According to the specified bandwidth and filter type, PLL Design Assistant automatically calculates three open loop parameters: K, fp (pole position), fz (zero position). As plotted below, these parameters are shown on the left-lower corner of PLL Design Assistant GUI. These values will be used in the CppSim model as well as a MATLAB script for detailed noise analysis.

fo 500e3 Hz order C 1 © 2 C 3	paris. Q paris. pole		On		
shape      Butter      Bessel     Cheby1      Cheby2      Elliptical     ripple     dB  type      C1      c2  fz/fo      1/8	paris. Q paris. pole paris. pole paris. zero paris. zero	Hz Hz Hz Hz Hz		red       5065       Hz         out freq.       3.6e9       Hz         Detector       [-120 150e3 -10]       dBc/Hz       On         VCO       [-150 200e3 -30]       dBc/Hz       On         freq. offset       20e6       Hz       Hz         S-D       C 1       C 2       On       0.1*[1 -3 3 -1]       On	
Resulting Open Loop Para	meters			Resulting Plots and Jitter	
K:         8.698e+011         alter:           fp:         9.226e+005         Hz         alter:           fz:         6.250e+004         Hz         alter:		Apply	y	C Pole/Zero Diagram C Transfer Function C Step Response Noise Plot 1e3 80e6 -180 -40	
Cr. alter: On rms jitter: 166.009 fs					

### Performing Detailed Noise Analysis Using Matlab

As mentioned above, some of the noise sources in the proposed synthesizer cannot be included in PLL Design Assistant. A MATLAB script was therefore created to investigate the impact of these noises in more detail. This MATALB script, **noise\_dsynth.m**, as well as another short script, **par\_calc.m**, can be found in

### C:\CppSim\SimRuns\wb\_digital\_synthesizer\dsynth\_top1.

We now plot the complete PLL output phase noise with the help of these scripts. Details of this noise model can be found in [4].

First, open the script **par\_calc.m.** On the top of this script are the three parameters K, fp, and fz obtained from PLL Design Assitant. Following these three parameters are a few other parameters determined through circuit design. This script should return three parameters K1=127.3, K2=0.0513, and alpha=0.8961, which are needed in the script **noise\_dsynth.m**. Please refer [4] for details of these parameters.

Now open the script **noise\_dsynth.m** and enter the three parameters we just got on lines 44, 45, and 46, respectively. (The numbers have been entered for you.) Run the script and you should see a phase noise plot similar to the one below:



Note that all of the noise sources, except the thermal noise of the coarse-tuning DAC, are considerably lower than the VCO noise. Although the thermal noise from the coarse-tuning DAC is slightly higher than the VCO noise at intermediately frequencies, the overall PLL noise can still achieve < -100 dBc/Hz within the loop bandwidth. More details about the noise analysis and design considerations can be found in [4].

### Performing Basic Operations within Sue2 and CppSimView

In this section, the user will be guided through basic tasks such as opening the digital synthesizer example within the Sue2 schematic editor and running CppSim simulations.

### A. Opening Sue2 Schematics

- Click on the Sue2 icon to start Sue2, and then select the **wb\_digital\_synthesizer** library from the **schematic listbox**. The **schematic listbox** should now look as follows:
- •

🗸 schematics	×
C:/CppSim/SueLib/wb_digital_synthesiz	er
and2_2 dsynth_1order_filter dsynth_acc_3b_reset dsynth_acc_with_set dsynth_acc_with_set2 dsynth_correlation dsynth_counter_with_reset dsynth_dac dsynth_detector dsynth_divider_ds dsynth_divider_ds dsynth_filter dsynth_filter dsynth_filter dsynth_killisbs dsynth_killisbs dsynth_limiter dsynth_limiter dsynth_multiplier_int dsynth_reg_double dsynth_truncate dsynth_vco with 1f noise	~
tdc_mphase_gro	$\sim$

• Scroll down and click on the **dsynth\_top1** schematic. The behavioral model of the digital synthesizer is shown below:



- The model is setup in a way that you can bring the three loop filter parameters K, fp, fz obtained with PLL Design Assistant to CppSim easily. They are highlighted in the figure above.
- There are several key blocks in the system:

- dsynth\_detector: This is the phase detector structure using the GRO-TDC. Select the dsynth\_detector icon within the dsynth\_top1 schematic, and then press e to descend into it. You will see the schematic depicted below. In addition to the GRO and its supporting blocks, this schematic includes two other important blocks:
  - **dsynth\_divider\_ds**: This block describes the proposed divider architecture in [1].
  - **dsynth\_correlation**: This block describes the proposed all-digital correlation loop in [1].

You can descend into these blocks to see the schematic. Press **Ctrl+e** to return to the previous level.



 dsynth\_filter: This blocks describes the digital filter, consisting of a coarsetune filter and a fine-tune filter. Descend into this block. The digital outputs of both filters are converted into analog signals by two DACs (dsynth\_dac). Description of this DAC structure can be found in [1]. The dual port characteristic of the VCO is modeled with the following equation: V<sub>ctrl</sub>=V<sub>coarse</sub>+V<sub>fine</sub>\*var\_ratio, where V<sub>coarse</sub> and V<sub>fine</sub> are the output of the coarse and fine DACs, respectively, and the coefficient var\_ratio (default value is 1/16) represents the ratio between the fine and coarse varactors.



- **dsynth\_vco**: This is a VCO model including flicker noise.
- **accum\_and\_dump**: This block is used to decimate the output data so that very long simulations can be quickly plotted.
- The key signals present in the system are:
  - **noiseout\_filt**: The filtered control voltage used to control the VCO. This signal will be used to calculate and plot the synthesizer output spectrum.
- Descend into dsynth\_detector. Key signals within this block include:
  - **x**: This signal is an accumulated version of the  $\Delta\Sigma$  quantization noise used to estimate the phase error due to the dithering action of the divider.
  - scale: This is the output of the correlation loop used as a scaling factor to adjust the magnitude of  $\mathbf{x}$ .

- y: This signal equals to x times scale.
- **u**: This is a scaled and unwrapped version of the GRO output. This signal represents the phase error before quantization noise cancellation is performed.
- **e**: This signal represents the phase error after quantization noise cancellation is performed. The relation between e, u and y is e=u+y.
- **gro\_out\_d**: This is the GRO output signal.
- **mult**: GRO gain is coarsely normalized with the multiplier following it. Thus, the signal **mult** is a scaled version of GRO output.
- **unwrap:** During the frequency acquisition cycle, the GRO output may wrap similarly to cycle slipping of a tri-state PFD. An **unwrap** signal is generated to eliminate the effect of the wrapping action such that the overall phase detector has an almost-linear transfer function.
- Descend into dsynth\_filter. Key signals within this block include:
  - **vcoarse**: This is the coarse-path DAC output that controls the coarse varactor in the VCO.
  - **vfine**: This is the fine-path DAC output that controls the fine varactor in the VCO.

### **B.** Running the CppSim Simulation

• Within Sue2, Click on **Tools** and then **CppSim Simulation**. The **CppSim Simulation Window** should appear as shown below.

🗸 CppSim Run Menu cell: dsynth_top1, library: wb_digital_synthesizer	
Close Kill Run Synchronize Edit Sim File Netlist Only Compile/Run	
Sim Mode: CppSim	
Sim File: test.par	
Result: Running CppSim Version: 3.0	^
****	
CppSim Net2Code Compiler written by Michael H. Perrott (http://www-mti.mit.edu/~perrott) Copyright 2002-2007 by Michael H. Perrott All rights reserved This software comes with no warranty or support	
Done!	~
	>
Hierarchy File: test.hier c	
c accumulator (cppsim)	^
c accum_and_dump (cppsim) c add2 (cppsim) c and2_2 (cppsim) c clocked_delay (cppsim)	
c constant (cppsim) c cpp_internal_int_to_double_convert (cppsim)	*
	>

- Double click on the **Edit Sim File** button. An emacs window should appear that indicates that the number of simulation steps, **num\_sim\_steps**, is set to 48e7 and the timestep, **Ts**, is set to 5e-12. You can close the emacs window if you like.
- Click on the **Compile/Run** button to launch the simulation.
- Click on the **CppSimView** icon on your desktop to start the CppSim viewer. (You don't have to wait until the simulation is completed!)
- Click on the **No Output File** radio button and select test.tr0 as the output file.
- Click on the **No Nodes** radio button to load in the simulated signals. CppSimView should now appear as shown below.

🤳 CppSim¥iew	Library: DigSynth_l	Example, Cell: dsynth_top1			
Save to .eps File Save	to .fig File Save to Cli	pboard Zoom			
[	🔿 test.par	◯ test.tr0	nodes	C plotsig()	C messages
Synch Load	TIME				<u>^</u>
	1 xi4_x 1 yi4_y				
Load and Replot	xi4_u				
Plot	xi4_e				≡.
Back Forward	xi4_gro_out_d				
	xi4_mult				
Create Matlab Code	xi4_unwrap xi9_vcoarse				~
	]				
plotsig(x,'nodes')					
Cpp	Sim: C++Beł	navioral Simulation —		Michael Perrott (http://www-n	ntl.mit.edu/~perrott)

### **Plotting Time Domain Results**

Given the above simulation, we will now examine some of the key signals in the system during normal operation.

### A. VCO Control Voltage

• In the CppSimView window, double-click on signals xi9\_vcoarse and xi9\_vfine. You should see the waveforms shown below.



- As described in [1], both vcoarse and vfine are first brought to V<sub>DD</sub>/2 (0.75V) when synthesizer frequency changes. At t=3µs, the coarse filter is enabled and vcoarse is allowed to change, while vfine is frozen at V<sub>DD</sub>/2 during this period. At t=15µs, the coarse filter and vcoarse are frozen, but the fine filter is enabled such that vfine can vary to control the VCO frequency. The time coarse filter and fine filter are enabled can be changed in dsynth\_top1 schematic.
- We see that, after some simulation startup conditions, the VCO control voltages settle to a steady-state value.
- In the CppSimView window, click on **Zoom**. The waveform window will now look as below.



• Click on the **Zoom** button in the waveform window, and then zoom in several times in the 5µs to 25µs range until you observe the waveform below:



- Notice there is a disturbance on **vfine** at t=15  $\mu$ s. It is because we switch from the coarse filter to fine filter at this point. Due to the high resolution of the coarse DAC, **vfine** doesn't have to move much. As a result, the disturbance is small, and **vfine** stays around V<sub>DD</sub>/2.
- Note that vcoarse and vfine are changing over time even after the loop locks, which is due to the random noise sources present in the simulation. However, the variation of control voltage is bounded within a range after t=20 μs, so we can claim the locking time of this PLL is about 20 μs.

#### **B.** Noise Cancellation Signals

In the CppSimView window, double-click on signals xi4\_e, xi4\_u, xi4\_y, xi4\_x, and xi4\_scale. You should see the waveform shown below. In the beginning, the scale signal is reset to zero, meaning the phase cancellation function is disabled. Since y equals to zero, e is exactly the same as u. The correlation loop and noise cancellation begins to function at t=15µs, so you can see e becomes much less noisier after t=15µs.



Zoom in several times in the 15.1µs to 36µs range until you observe the waveform below. You should see the scale signal starts to increase from one until it settles around 1.2. Signal e becomes the sum of u and y (signs of u and y are opposite), and the magnitude of e keeps on decreasing as scale is increasing. It is indicated from this figure that the settling time of the correlation loop is around 10µs. Notice that scale doesn't keep a constant after the loop settles, but the variation is small. Recall that we can tolerate 10% residual noise, so this variation is not an issue.



• Zoom in several times to focus on the time region around 15.3µs. Notice that the signals **u** and **y** seem similar but different in magnitude and sign (Ignore the dc component in **u**, which will be taken away afterwards). Their magnitudes are different because the correlation loop hasn't settled yet, and thus **e** is highly correlated to **x**.



Zoom out several times and zoom in several times again to focus on the time region around 29µs. Notice that after the correlation loop settles, e becomes smaller and less correlated to x. This is because the noise left in e is dominated by GRO quantization noise instead of the ΔΣ noise.



#### C. GRO signals

• In the CppSimView window, double-click on signals **xi4\_gro\_out\_d**, **mult**, **unwrap**, and **u**. Zoom in to focus on the time region around 4µs. You should see the waveforms shown below.



Notice that gro\_out\_d and mult wrap. However, by summing unwrap and mult together, the resulting signal u doesn't wrap such that the overall phase detector behaves having an almost-linear transfer function. (Signal u wraps before t=3µs because unwrapping function is disabled when t<3µs.)</li>

# **Plotting Frequency Domain Results**

• We will now observe the synthesizer output spectrum.

- First, click on the test.tr0 radio button, and select test\_noise.tr0 from the file list.
- Then click the **No Nodes** radio button.
- Next, Click on the **plotsig(...)** radio button and select **plot\_pll\_phasenoise(x,f\_low,f\_high,'nodes')** from the list.
- Next, click the **nodes** radio button.
- Edit the plot\_pll\_phasenoise command so that f\_low=5e3, f\_high=80e6, and 'nodes'=noiseout\_filt. The result should appear as below.

🕗 CppSimView Library: DigSynth_Example, Cell: dsynth_top1						
Save to .eps File Save to .fig File Save to Clipboard Zoom						
· · · ·	C test.par	☉ test_noise.tr0	nodes	O plot_pll_phasenoise()	C messages	
Synch Load	TIME				<u></u>	
	noiseout_filt					
Load and Replot						
Reset Node List						
Back Forward						
	ī					
Create Matlab Code					~	
plot_pll_phasenoise(x,1e3,80e6,'noiseout_filt')						



CppSim Simulated Phase Noise for Cell: dsynth\_top1, Lib: DigSynth\_Example, Sim: test.par

• We observe that the spectrum appears to roughly match the calculated values using the PLL Design Assistant.

Please be aware that if the complete simulation hasn't finished yet, the spectrum you see may be noisier than the one appears here. You can press **Load and Replot** bottom to update simulation results. If necessary, you can also increase the number of simulation steps in your **test.par** to obtain a better plot than the one shown here. Of course, it will take a longer simulation time.

Now, let's compare this time-domain simulation result with the predicted phase noise using MATLAB. You should be able to find another MATALB script, **comp\_psd.m**, in **C:\CppSim\SimRuns\wb\_digital\_synthesizer\dsynth\_top1**. Run this script and you should get a plot similar to the one below.



Now open the script **noise\_dsynth.m** and run it again. You should see the CppSim plot overlapped with the calculated performance, as shown below. Notice that the simulation results using CppSim matches the calculated noise quite well.



Simulated Output Spectrum of Synthesizer

### **Exploring Mismatch within the DAC**

In this section, we explore non-idealities associated with the DAC, and observe their impact on the overall noise performance. The primary sources of mismatch within the DAC are magnitude mismatch between the unit element resistors and capacitors.

As detailed in [1], the first section of the DAC is comprised of 32 unit resistor elements, while the second section of the DAC is comprised of 32 unit capacitor elements. Although monotonicity can be guaranteed, mismatch between the unit elements results in nonlinearity of the DAC transfer function. Since the quantization noise of the 1<sup>st</sup>-order  $\Delta\Sigma$  modulator before the DAC sees the nonlinearity before being filtered, it may be folded back to in-band. Instead of using dynamic-element-matching technique, which may result in undesired tones, the 10-bit DAC structure is intended to reduce the magnitude of the quantization noise and thus the folded amount. We explore the impact of this mismatch in the behavioral model.

- Descend into **dsynth\_filter** and zoom in until you can see the parameters of the DAC clearly.
- The mismatch is set using a Gaussian profile that has a user specified standard deviation. The standard deviation of the resistors and capacitors are set by the **mmstddev\_r** and **mmstddev\_c** control parameters, respectively. The value **mm** is defined in your **test.par**. Change it from 0.00 to 0.05, which corresponds to a standard deviation of 5% mismatch between the unit elements. The value of the standard deviation can be obtained in process document or by Monte Carlo simulation with Hspice or Spectre.
- Save the schematic.
- Run the simulation and plot the phase noise again. You should see the plot shown as below:



CppSim Simulated Phase Noise for Cell: dsynth\_top1, Lib: DigSynth\_Example, Sim: test.par

We see that unit element mismatch appears to have minimal impact on phase noise performance.

• If being interested, you can change different standard deviation values. An alternative method is to use the **alter** function in CppSim. For example, open **test.par** and scroll down to the end of the file. Type **mm=0:0.025:0.05** after **alter:**, meaning we will sweep mm from 0 to 0.05 with a step of 0.025. CppSim will generate three sets of output files

corresponding to various **mm** values. This simulation may take a long time (You can decrease number of simulation steps to save time). After it is done, plot phase noise from different files and compare them.

• If being interested, you can change to different output frequencies. Again, open your **test.par** and scroll down to **global param:**. The output frequency is set to 50MHz\***in\_gl**. The default value of in\_gl is 72.3, so the synthesizer will generate an output frequency of 50MHz\*72.3=3.615GHz. You can change **in\_gl** to obtain a different frequency.

The last experience we will do here is to run the simulation several times given the same mismatch standard deviation:

- Open your **test.par** and scroll down to **global param:**. Notice the global parameter **sim\_run=0**. Make sure you also set **mm=0.05**.
- Change your alter command to Alter: sim\_run=1:1:10. Reduce the simulation steps by four to save simulation time. Your test.par file should look like

PC:/CppSim/SimRuns/DigSynth_Example/dsynth_top1/test.par	
File Edit Options Buffers Tools Help	
//////////////////////////////////////	<b>^</b>
// Number of simulation time steps // Example: num_sim_steps: 10e3 num_sim_steps: 12e7	
// Time step of simulator (in seconds) // Example: Ts: 1/10e9 Ts: 5e-12	
<pre>// Output File name // Example: name below produces test.tr0, test.tr1, // Note: you can decimate, start saving at a given time offset, etc. // -&gt; See pages 34-35 of CppSim manual (i.e., output: section) output: test trigger=trig_sig start_time=Oe-6 end_time=50e-6 probe: xi4.x xi4.y xi4.u xi4.e xi4.scale xi4.gro_out_d xi4.mult xi4.unwrap xi9.v Goarse xi9.vfine xi9.vdacc xi9.vdacf</pre>	•
<pre>// Output for noise (decimate according to trig_sig) output: test_noise trigger=trig_sig start_time=100e-6 probe: noiseout_filt</pre>	
//////////////////////////////////////	
<pre>// Values for global parameters used in schematic // Example: global_param: in_gl=92.1 delta_gl=0.0 step_time_gl=100e3*Ts global_param: kv_coarse=80e6 var_ratio=1/16 vdd=1.5 fref=50e6 in_gl=(72+0.3) de Glta_gl=0 step_time_gl=0 ts=Ts div_a=0 div_c=0 div_d=0 mm=0.05 sim_run=0</pre>	9
<pre>// Rerun simulation with different global parameter values // Example: alter: in_gl = 90:2:98 // See pages 37-38 of CppSim manual (i.e., alter: section) alter: sim_run=1:1:10</pre>	Ŧ
\ <b>test.par</b> (Fundamental)L1Top	

- Save your **test.par** and launch the simulation. This setup will run the simulation ten times. Each time, different resistor or capacitor values with a standard deviation of 0.05 will be assigned to each unit element. This experience allows us to check the yield of the design.
- After the simulation is completed, check each phase noise plot. You should see this mismatch value does not impact the overall noise performance seriously. Advanced user can use MATLAB to plot all of the results together as shown below. Note that this plot looks noisier than the previous ones because the number of simulation steps is reduced by a factor of four to save time.



### **Conclusion**

In this document, we explored the digital frequency synthesizer utilizing a noise-shaped time-todigital converter and an all-digital quantization noise cancellation technique proposed in [1] with PLL Design Assistant, MATLAB, and CppSim. The behavior simulation shows that this architecture is capable of achieving a 500kHz PLL bandwidth and meeting GSM specification. We also explored the impact of DAC mismatch, and the result shows that mismatch with a standard deviation of 5% doesn't seriously affect the overall noise performance.